

K.V.G. COLLEGE OF ENGINEERING

Kurunjibhag, Sullia, D.K.-574 327, Karnataka, INDIAE-mail: office@kvgengg.comwebsite: www.kvgengg.com



Department of Electronics and Communication Engineering

FACULTY PROFILE

Name of the Faculty	Dr. SAVITHA. M
Designation	Professor
	Office: 08257- 231141
Contact Numbers	Mobile: +91 - 9449332086
E-mail ID	savith73@gmail.com



Educational Qualification • Degree **Specialization Year of Passing College & University** KVG college of engineering Sullia-**Electrical and Electronics** B.E 1995 Mangalore M. Tech **Industrial Electronics** 2003 NITK Surathkal, NITK **REVA University** Ph.D. Mixed Mode VLSI 2020 Bangalore **Work Experience** Teaching Research Industry 24+Experience 7+Experience 2 year Date of Joining to the College • 10th May 1999

• In-House Ex	perience						
Designa	ntion		Duration			J	Department
Designa		From		То			
Lecturer		10-05-19	99	31-03-20	05		E & C
Asst. Profess	or	01-04-20	05	26-02-2012 E & C		E & C	
Associate Pro	ofessor	27-0	02-2012 to 20	021 E & C		E & C	
Professor		2022	1 to Till the Dat	te			E & C
Outside Exp	erience						
						Du	ration
Designat	tion		Place		From	n	То
Engineer –T	rainee	Power Gear	Limited, Ban	galore	01-08-1	1996	30-01-1998
Area of Inte	rest						
Analog and Mixed Mode VLSI	Verilog and VHDL Languages	Digital Signal Processing	Power Electronics	CM	OS VLSI		Analog and digital circuits
• Subject Tau	ght						
 For UG: Analog Electro Signal and Sys VLSI Design CMOS VLSI D Low Power VI Digital Signal Analog and m VLSI Basic VLSI Power electror 	stem esign LSI Processing ixed Mode	 Fundamenta Microelectro Digital Desig VHDL Embedded s Computer O Basic Electro Verilog HDL Digital system Verilog Scientific For Health Universal Hu 	onics gn using system organization onics m design with undation of	 Resear Crypto Advan VLSI d Design Advan VLSI 	ography an ices VLSI lesign ver n of CMOS	odolog nd net Desig ificati S RF c: og and	on ircuit d mixed Mode
• Membership	o in Profess	ional Bodies/U	Iniversity Bo	odies/Org	anizatio	ns	
– Member of Inc	dian Society f	for Technical Edu	ication (MIST	'E): LM-370	12 (2001))	

_	National / International Journals	National / International Conferences
	06	05
•	Publications : International Journals	
1. 2. 3.	International Journal of innovative Research in techn Dr. Savitha M, Dr. Bhagya H K, Dr. Kusumadhara S, A and temperature monitoring device using wireless syste 11, issue 7, July 2023 Dr. Savitha M, Dr. Bhagya H K, Dr. Kusumadhara S, an	g stages using image processing and machine learning", nology, ISSN 2349-6002 Adarsha D and Prathima M, "Implementation of heart rate em", International Journal of Creative Research Thoughts, vo and sahana S M," Skin Cancer detection using Machine of Creative Research Thoughts, vol 11, issue 7, July 2023.
4.	- ,	aree Segment Capacitor Array Design Based Successive Systevm" Integration", The VLSI Journa
5.	Savitha .M, Venkat Siva Reddy, "A 14-bit Dual- Approximation ADC" International Journal o at Volume-8 Issue-1, May 2019.	-Split Capacitor Array DAC Design Based Successive of Recent Technology and Engineering (IJRTE)
6.	Raghavendra, Savitha .M, "Multi-serial to Ethernet g Technology and Engineering (IJRTE)' at – issue no	gateway by using FPGA" International Journal of Recen o. 2250-3536, 2012.
•	Publications : National / International Co	onferences
•	"14 -bit Low Power Successive Approximation A multiplexer switching". <i>IEEE, second ICAECC-2</i>	ADC using Two Step Split Capacitive array DAC with 2018
•		ion Based on Fusion of minutiae and Ridges" wa nt Trends in Engineering and Management – ICCTE rardhaka College of Engineering, Mysore.
	"Multi-serial to Ethernet gateway by Using FPGA	
•	<i>Trends in Technology –NCET-Tech</i> 2 <i>O</i> 12" held Engineering and Technology, Bangalore.	a" was presented in " <i>National conference on Emergin</i> on 26 th - 27th April 2012 at Nagarjuna college o
•	Engineering and Technology, Bangalore. "FPGA implementation of realization of efficient	on 26 th - 27th April 2012 at Nagarjuna college of BCD adder using reversible logic" was presented in <i>Applications-NCACA-2012</i> which was held at St

was held at SJB institute of technology Bangalore on $10^{\text{th th}}$ May 2014.

	NPTEL	Subject	Year of Certification	Result
(Nation	nal Program on	1. Teaching and Learning in	March-2019	72% (Silver Medal)
Techno	logy Enhanced	Engineering (TALE)	(4weeks. FDP)	
Learning)		(Prof. N J Rao, IISc, Bangalore)		
• Facul	ty Development	Programmes (FDP) Partic	ipated	
SL. No.		Program Title	Venue	Date & Year
	DSP and its appl	ication	SJCE Mysore	25th to 28th
1.				March 2008
2.	Faculty training	program on internal audit	Power Gear ltd	11 th to 12 th July 2003
_	Faculty training	program on VLSI design	RNSIT Bangalore	4th to 6th
3.				August 2005
4.	Eighth state level	convention on ISTE	KVGCE Sullia	18 th 19 th November
5.	Applications of A	rtificial intelligence an machine	Reva University	10 th to 14 th of
	learning		Bangalore	May 2021
6	An Overview of Tea Design Thinking	aching Techniques in Innovation &	VTU Human Resource Development Centre	6th to 10th December 2021
7	"An Overview of Te Foundations of Hea	eaching Techniques in Scientific alth	VTU Human Resource Development Centre	20th & 24th December 2021
8	"Python –A practic	al Approach"	KVGCE	13 th & 14 of June 2023
9	"Ability Enhancem Communication En	ent Courses in Electronics And gineering "	KVGCE	27 th to 29 th October 2022
10.	Ability Enhancen	nent Course in Basics of C++	KVGCE	27-07-2023 to 29-07-2023
• Worl	kshops / Short-t	term Course Attended		
SL. No.		Workshop Title	Place	Date & Year
	Research Method		REVA university	9th and 10th
4	Documentation		Bangalore	Ian 2017

Jan 2017

March 2012

26th - 30th

Bangalore

KVGCE SULLIA

Machine dynamics and instrumentation" [

Documentation

MDI _2012]

1.

2.

3.	Mission 10X'	KVGCE SULLIA	20 th to 24 th December 2010
4.	Faculty training program in power Electronics (theory and lab)	NMAMIT, Nitte	23 rd to 28 th February 2004
5.	Application on Signal Processing (AICTE sponsored)	SJCE Mysore	2004
6	ASIC Design flow using Mentor graphics tools	CoreEL Technology Bangalore	06th September 2021
7	Designing with CANVA	KVGCE	8 th July 2023

• No. of Project Guided	
UG	PG
17	15

Front	Positions	I	Duration	
Event	POSICIOIIS	From	То	
PG studies	Director of PG studies	06-06-202	2 Till the date	
Alumni Association Sullia chapter	Treasurer	2010	Till the date	
Language Lab Coordinator	Coordinator	2021	Till the date	
• Responsibilities Taken in D	epartment Level			
Event	Role	Dura	ntion	
Event		From	То	
1. Research and MOU	Coordinator	2021	Till the Date	
2. ENCEA	Treasurer	2008	Till the Date	
	In- charge	2010	Till the date	
3. VLSI Lab	III- charge			
3. VLSI Lab 4 NBA/NAAC	Coordinator	2012	Till the date	

	Event	Position /	Role	
SL .No.	Event	r osición /	KOIE	
1.	College sports meet	Membe	er	
2.	Alumni meet	Member and T	reasurer	
3.	College Day function	Membe	er	
4.	Thanthrajna -2017	Member		
5	PG- Student welcome program	Chairman		
• Partic	ipation details in the Department l	level activities		
SL .No.	Event	Role / Respon	sibilities	
1.	e-congregation-2004	Chairman -Technical presentation		
2	ENCEA activities	Judge for mini project and cultural activities		
3.	LAB setup	In -charge for HDL lab, VLSI Lab		
4.	Mentoring	Counselor for EC Students & Other dept. activitie		
• No. of	Lab Manual / Program Guidelines	s Prepared		
SL. No.	Lab manual / Guide lines Title	Semester and branch	Year	
0211101			icai	
1.	VLSI Lab manual	7 th sem E & C	2008 to 2019	
	VLSI Lab manual VHDL/Verilog Lab manual			
1.		4 th sem E & C	2008 to 2019	
1. 2.	VHDL/Verilog Lab manual Analog Circuits Lab Manual Digital System Design with	4 th sem E & C 4 th sem	2008 to 2019 2008,2017,202	
1. 2. 3 4	VHDL/Verilog Lab manual Analog Circuits Lab Manual	4 th sem E & C 4 th sem	2008 to 2019 2008,2017,202 2021	
1. 2. 3 4	VHDL/Verilog Lab manual Analog Circuits Lab Manual Digital System Design with Verilog Manual	4 th sem E & C 4 th sem	2008 to 2019 2008,2017,202 2021	
1. 2. 3 4 • No. of	VHDL/Verilog Lab manual Analog Circuits Lab Manual Digital System Design with Verilog Manual Labs handled for UG and PG	4 th sem E & C 4 th sem 3 rd sem	2008 to 2019 2008,2017,202 2021 2022	
1. 2. 3 4 • No. of SL. No.	VHDL/Verilog Lab manual Analog Circuits Lab Manual Digital System Design with Verilog Manual Labs handled for UG and PG Lab Title	4 th sem E & C 4 th sem 3 rd sem	2008 to 2019 2008,2017,202 2021 2022 Semester & Branch	

4.	HDL Lab	2004to 2021	IV E&C	
5.	Microprocessor Lab	2016, 2017	1V E&C	
6.	Embedded Lab	2019	VI E&C	
Interaction with Outside World / Invited Lectures				
• Intera	ction with Outside World / Invited L	ectures		
Interaction Sl.No.	ction with Outside World / Invited L Program	ectures Venue and Organizer	Date	

• Awards / Recognition / Achievements/ Others

- **Valuator** of VTU Digital Valuation Centre, KVGCE, Sullia for the digital Valuation work of UG/PG answer scripts VTU Examination.
- Served/Serving as **Question Paper setter and Moderator** for UG and PG program for VTU and other reputed autonomous institutes and Universities like NMAMIT @ Nitte, MIT@ Manipal.

Dr. SAVITHA.M, PROFESSOR, E &C DEPT., KVGCE, SULLIA, D.K - 574 327 Reach me at savith73@gmail.com